Share

Supporting the transition to heterogeneous architectures

The teams at CEA-List are working on the design of new component architectures, based on chiplets, for the embedded digital systems of the future and for high-performance computing (HPC). The research includes studies into communication infrastructures between chiplets. CEA-List also contributes to the work of the open-source hardware community on these topics.

A current trend in microelectronics is the replacement of large monolithic components – where the entire system is integrated onto a single chip (System-on-Chip or SoC) – with modular component structures based on interconnected microchips, known as ‘chiplets’.

Due to the complexity of their architectures, SoC components are becoming increasingly complicated and costly to design and manufacture. As a result, they are less and less able to meet market needs, particularly in the small- and medium-scale production segments.

In contrast, chiplets, designed to perform basic functions, are small in size and therefore simpler to manufacture. Above all, they can be reused, through assembly, by other components. This makes it possible to share costs.

The trade-off for this flexibility is the need to design communication systems between chiplets within the same component in order to re-aggregate computations and restore the chip’s functional homogeneity. This involves, for example, organising communication to ensure consistency between the cache memories of the various chiplets.

This research programme on architectures aims to design the partitioning of this type of heterogeneous architecture for embedded systems. To this end, CEA-List draws on its expertise across the entire chiplet design chain (regardless of their configuration, whether placed side by side or stacked) and on its know-how in the design of ultra-high-speed communication infrastructures – whether electrical (network-on-chip or NoC) or photonic (optical network-on-chip or ONoC). Its expertise in the design of high value-added specialised circuits is another cornerstone of the programme.

Learn more: CEA Demonstrates First Dynamically Routed Electro-Optical Router for Photonic Interposers and listen to the podcast “Meet Yvain Thonnart, CEA-List | Laser Focus World”

Focus

Demonstrators developed with CEA-Leti for high-performance computing (HPC)

The world of high-performance computing (HPC) is a pioneer in the field of chiplet-based architectures. To achieve their current performance levels (in the order of 10¹⁸ floating-point operations per second), the largest supercomputers have had to move away from the monolithic structure of their thousands of processors. They have turned to modular architectures, which are more energy-efficient and cost-effective.

It was to meet the needs of this sector that teams at CEA-List and CEA-Leti initially worked on chiplet-based architectures. As part of the European ExaNoDe, they demonstrated INTACT, a circuit architecture comprising six stacked chiplets.

Learn more: Download the flyer

Demonstrators

Focus

A key player in open-source hardware in Europe

As a member of the RISC-V Fondation and the OpenHW Foundation, CEA-List contributes to the drive for innovation in open-source hardware in Europe. It makes some of its research findings available to the community in order to accelerate the development of high-performance digital systems based on open hardware architectures.

European programmes and France 2030

  • CHASSIS: European mobility, semiconductor, and software heavyweights team up with research in joint initiative for automotive chiplet technology
  • EPI: as part of the European Processor Initiative (EPI), CEA-List is developing an extended-precision accelerator called VXP.
  • TRISTAN: CEA-List is contributing to the development of the European RISC-V ecosystem through the TRISTAN project.
  • MOSAICS-LP: this France 2030 project, led by Menta and the CEA, aims to design an embedded, modular, scalable, energy-efficient and sovereign AI solution based on a universal chassis, AI chiplets and advanced packaging for industrial IoT.
  • SHAPE AI, led by VSORA, the CEA and Valeo. This France 2030 project will enable the launch of new co-processors that are particularly high-performing for inference in terms of latency, power consumption and computing capacity, with a view to addressing use cases such as autonomous driving in particular.

These R&D successes are paving the way for heterogeneous processors that will enable the development of exascale supercomputers. We have demonstrated that the co-optimisation of advanced architectures with 3D integration technologies makes it possible to achieve the levels of computational performance and bandwidth required for HPC.

Denis Dutoit

Head of the Computing and Digital Architecture Programme — CEA-List

See also